vtimofei
/
LF-Building-a-RISC-V-CPU-Core
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
42 Commits 1 Branch 0 Tags 272 KiB
Commit Graph

42 Commits

Author SHA1 Message Date
Steve Hoover 9468717352 Updates for newer Fabric/VIZ. 2021-12-15 18:04:04 -05:00
Steve Hoover 0e71e94d9c Removed bug workaround. 2021-08-26 11:44:43 -04:00
Steve Hoover 9dea12acf9
Delete full_riscv.tlv 
Seems full_riscv.tlv is a leftover file. Solutions should be hidden, and this was incomplete.
 2021-07-28 18:09:27 -04:00
Steve Hoover 0dae4321ff
Update risc-v_solutions.tlv 
Applied a workaround to breaking changes in M4 processing affecting hiding mechanism. These changes are to be reverted once the issue is properly fixed.
 2021-03-28 19:59:52 -04:00
Steve Hoover 378872dede Added banner, course link, and next steps links. 2021-03-01 16:29:27 -05:00
Steve Hoover dbf18f4d36 Updated SVG. 2021-03-01 15:50:23 -05:00
Steve Hoover cd462a8a8d Updated m4+dmem(..) to have a single address argument. 2021-02-28 17:55:15 -05:00
Steve Hoover c2b5ff0171 Providing bit widths on array macro inputs. 2021-02-27 19:05:01 -05:00
Steve Hoover b24f7ea69f Enabled bit-width checking. 2021-02-27 17:03:26 -05:00
Steve Hoover a1b664f8a6 minor. 2021-02-27 15:49:57 -05:00
Steve Hoover d2e0c8cbcf minor. 2021-02-27 15:38:14 -05:00
Steve Hoover 4ed61feeeb Made values hexadecimal in VIZ for full test program. 2021-02-26 20:17:40 -05:00
Steve Hoover 3de301a7ed Test prog macro again needs to define cycle count. 2021-02-26 20:04:24 -05:00
Steve Hoover 4efdd7838c Restored \TLV test_prog() for reference solutions. 2021-02-26 19:56:16 -05:00
Steve Hoover 67042549b7 Reworking the way test_prog works. 2021-02-26 19:42:23 -05:00
Steve Hoover 93d3108a30 Include //m4+test_prog in shell because it must be instantiated in the right place. 2021-02-26 18:33:23 -05:00
Steve Hoover 09f187f917 Allow m4+test_prog after use of M4_MAX_CYC. 2021-02-26 18:27:40 -05:00
Steve Hoover f86204080c Resolving issue with m4_asm_end which must be used from both \TLV and \SV context. 
Use of new signal goTo* functions in VIZ.
Readme updates.
 2021-02-26 17:43:18 -05:00
Steve Hoover 315e5d541a Updated shell code to use x vs. r for regs. 2021-02-17 20:21:21 -05:00
Steve Hoover c3472c5480 Updated from r -> x in decode VIZ. 2021-02-17 20:14:19 -05:00
Steve Hoover 876efb8faa Updated regs to x vs r. 2021-02-17 19:57:32 -05:00
Steve Hoover 62288d1b08 Merge branch 'main' of github.com:stevehoover/LF-Building-a-RISC-V-CPU-Core into main 2021-02-17 19:49:26 -05:00
Steve Hoover e5981f0b05 Update WARP-V to allow xX vs. rX register names. 2021-02-17 19:49:15 -05:00
Steve Hoover 87d119179d
Update README.md 2021-02-17 17:40:39 -05:00
Steve Hoover 42316d6e24
Update README.md 2021-02-17 17:38:52 -05:00
Steve Hoover ac8c3f8e94
Update README.md 
Updated reference solutions link.
 2021-02-17 17:36:29 -05:00
Steve Hoover aa0e1a756b Prepping shell and reference solutions. 2021-02-17 17:33:13 -05:00
Steve Hoover 74d2ba2733 Tweaks. 2021-02-16 22:26:22 -05:00
Steve Hoover d0860624b7 Quick fixes. 2021-02-15 21:55:36 -05:00
Steve Hoover b8f6da26d0 Misc updates. 2021-02-15 21:49:35 -05:00
Steve Hoover b46acf235f WIP improvements to RISC-V VIZ, etc. 2021-02-11 21:18:16 -05:00
Steve Hoover f9047e6dc0 fix 2021-02-09 19:13:38 -05:00
Steve Hoover d3872a0fe1 Refinements to full_riscv.tlv and copied to lib/risc-v_shell_lib.tlv to serve as reference solution and library. 2021-02-09 18:22:48 -05:00
Shivam Potdar dfa3bfe8be
Update risc-v_shell.tlv 2021-02-09 19:26:03 +05:30
Steve Hoover cd42316a04
Update risc-v_shell.tlv 2021-02-08 14:45:26 -05:00
Steve Hoover d4492c268b
Update README.md 2021-02-08 14:37:13 -05:00
Steve Hoover 67ea239ec0
Update risc-v_shell.tlv 2021-02-08 13:53:03 -05:00
Steve Hoover a25f70e45b
Update README.md 2021-02-08 13:51:19 -05:00
Steve Hoover 5165d3a3b8
Update README.md 2021-02-08 13:50:44 -05:00
Shivam Potdar f206e7a370 initial - riscv files 2021-02-08 21:10:43 +05:30
Steve Hoover 18173c0402 Added lib/calc_viz.tlv. 2021-02-04 18:40:58 -05:00
Steve Hoover ccd165ac54
Create README.md 2021-01-29 11:32:06 -05:00