vtimofei
/
LF-Building-a-RISC-V-CPU-Core
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
40 Commits 1 Branch 0 Tags 272 KiB
SVG 100%
Go to file
Steve Hoover 9dea12acf9
Delete full_riscv.tlv 
Seems full_riscv.tlv is a leftover file. Solutions should be hidden, and this was incomplete.
 		2021-07-28 18:09:27 -04:00
lib Updated SVG. 2021-03-01 15:50:23 -05:00
LF_VIZ.png Added banner, course link, and next steps links. 2021-03-01 16:29:27 -05:00
README.md Added banner, course link, and next steps links. 2021-03-01 16:29:27 -05:00
risc-v_shell.tlv Updated m4+dmem(..) to have a single address argument. 2021-02-28 17:55:15 -05:00
risc-v_solutions.tlv Update risc-v_solutions.tlv 2021-03-28 19:59:52 -04:00

README.md

Building a RISC-V CPU Core

Accompanying resources for the Building a RISC-V CPU Core EdX course by Steve Hoover of Redwood EDA, Linux Foundation, and RISC-V International.

VIZ

Welcome

Congratulations for taking this step to expand your knowledge of computer hardware.

At this time, there are no course corrections or platform issues to report. Please do let us know within the EdX platform if anything gets in your way. There's a great deal of infrastructure to maintain for the course, and we aim to keep it all running smoothly. Now, back to EdX.

RISC-V Starting-Point Code

To begin the first RISC-V lab, when instructed to do so, Ctrl-click this link to open starting-point code in makerchip.

RISC-V Reference Solution

In case you get stuck, we've got your back! These reference solutions (Ctrl-click) will help with syntax, etc. without handing you the answers.

Here's a pre-built logic diagram of the final CPU. Ctrl-click here to explore in its own tab.

Final Core

Finished!

Congratulations!!!

After completing this course, we hope you are inspired to continue your journey. These ideas might help: