vtimofei
/
LF-Building-a-RISC-V-CPU-Core
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Restored \TLV test_prog() for reference solutions.

This commit is contained in:
Steve Hoover 2021-02-26 19:56:16 -05:00
parent 67042549b7
commit 4efdd7838c
3 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/risc-v_shell_lib.tlv
View File

@ -114,7 +114,7 @@ m4+definitions(['
']) '])
\TLV test_prog() \TLV test_prog()
m4_test_prog() m4_test_prog(['TLV'])
// Register File // Register File
\TLV rf(_entries, _width, $_reset, $_port1_en, $_port1_index, $_port1_data, $_port2_en, $_port2_index, $_port2_data, $_port3_en, $_port3_index, $_port3_data) \TLV rf(_entries, _width, $_reset, $_port1_en, $_port1_index, $_port1_data, $_port2_en, $_port2_index, $_port2_data, $_port3_en, $_port3_index, $_port3_data)

1
risc-v_shell.tlv
View File

@ -38,6 +38,7 @@
\SV \SV
m4_makerchip_module // (Expanded in Nav-TLV pane.) m4_makerchip_module // (Expanded in Nav-TLV pane.)
\TLV \TLV
$reset = *reset; $reset = *reset;