Go to file

Steve Hoover b24f7ea69f Enabled bit-width checking.		2021-02-27 17:03:26 -05:00
lib	Made values hexadecimal in VIZ for full test program.	2021-02-26 20:17:40 -05:00
README.md	Resolving issue with m4_asm_end which must be used from both \TLV and \SV context.	2021-02-26 17:43:18 -05:00
full_riscv.tlv	Misc updates.	2021-02-15 21:49:35 -05:00
risc-v_shell.tlv	Enabled bit-width checking.	2021-02-27 17:03:26 -05:00
risc-v_solutions.tlv	minor.	2021-02-27 15:49:57 -05:00

README.md

Building a RISC-V CPU Core

Accompanying resources for the Building a RISC-V CPU Core EdX course by Steve Hoover of Redwood EDA, Linux Foundation, and RISC-V International.

Welcome

Congratulations for taking this step to expand your knowledge of computer hardware.

At this time, there are no course corrections or platform issues to report. Please do let us know within the EdX platform if anything gets in your way. There's a great deal of infrastructure to maintain for the course, and we aim to keep it all running smoothly. Now, back to EdX.

RISC-V Starting-Point Code

To begin the first RISC-V lab, when instructed to do so, Ctrl-click this link to open starting-point code in makerchip.

RISC-V Reference Solution

In case you get stuck, we've got your back! These reference solutions (Ctrl-click) will help with syntax, etc. without handing you the answers.

Here's a pre-built logic diagram of the final CPU. Ctrl-click here to explore in its own tab.